National Semiconductor

DS90C032 LVDS Quad CMOS Differential Line Receiver

General Description


The DS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C032 accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN, shorted and terminated (100 Ω) input Failsafe. Receiver output will be High for all failsafe conditions.

The DS90C032 and companion line driver (DS90C031) provide a new alternative to high power psuedo-ECL devices for high speed point to point interface applications.

Features

- >155.5 Mbps (77.7 MHz) switching rates
- Accepts small swing (350 mV) differential signal levels
- Ultra low power dissipation
- 600 ps maximum differential skew (5V, 25°C)
- 6.0 ns maximum propagation delay
- Industrial operating temperature range
- Military operating temperature range option
- Available in surface mount packaging (SOIC) and (LCC)
- Pin compatible with DS26C32A, MB570 (PECL) and
- 41LF (PECL)
- Supports OPEN, short and terminated input failsafe
- Compatible with IEEE 1596.3 SCI LVDS standard
- Conforms to ANSI/TIA/EIA-644 LVDS standard
- Available to Standard Microcircuit Drawing (SMD)
- 5962-96834 Functional Diagram and Truth Tables



© 1996 National Semiconductor Corporation TL/F/11945

RRD-B30M116/Printed in U. S. A.

http://www.national.com

September 1996

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Supply Voltage (V _{CC}) | -0.3V to +6V | | | | |
|---|--------------------------------------|--|--|--|--|
| Input Voltage (RIN+, RIN-) | - 0.3V to (V _{CC} $+$ 0.3V) | | | | |
| Enable Input Voltage (EN, EN*) | - 0.3V to (V _{CC} + 0.3V) | | | | |
| Output Voltage (ROUT) | - 0.3V to (V _{CC} + 0.3V) | | | | |
| Maximum Package Power Dissipation @ +25°C | | | | | |
| M Package | 1025 mW | | | | |
| E Package | 1830 mW | | | | |
| Derate M Package | 8.2 mW/°C above +25°C | | | | |
| Derate E Package | 12.2 mW/°C above + 25°C | | | | |
| | | | | | |

| Storage Temperature Range | -65°C to | +150°C |
|--|---------------|----------|
| Lead Temperature Range Soldering (4 se | ec.) | + 260°C |
| Maximum Junction Temperature (DS90C | 032T) | +150°C |
| Maximum Junction Temperature (DS90C | 032E) | +175°C |
| ESD Rating (HBM 1.5 k Ω , 100 pF) | \geq 3,500V | (Note 7) |

Recommended Operating Conditions

| 5 |
|---|
| |
| |
| |
| |
| |
| |


Electrical Characteristics


Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2).

| Symbol | Parameter | Conditio | ns | Pin | Min | Тур | Max | Unit |
|------------------|--------------------------------------|---|-----------------|---|------|------|-------|------|
| V _{TH} | Differential Input High Threshold | $V_{CM} = +1.2V$ | | R _{IN+} , R _{IN} - | | | + 100 | mV |
| V _{TL} | Differential Input Low Threshold | | | | -100 | | | mV |
| I _{IN} | Input Current | $V_{IN} = +2.4V$ | $V_{CC} = 5.5V$ | | -10 | ±1 | +10 | μA |
| | | $V_{IN} = 0V$ | | | -10 | ±1 | +10 | μA |
| V _{OH} | Output High Voltage | $I_{\mbox{OH}}=-0.4$ mA, $V_{\mbox{ID}}=+$ | 200 mV | R _{OUT} | 3.8 | 4.9 | | V |
| | | $I_{OH} = -0.4 \text{ mA},$ Input terminated | DS90C032T | | 3.8 | 4.9 | | V |
| V _{OL} | Output Low Voltage | $I_{OL} = 2 \text{ mA}, V_{ID} = -200$ | mV | | | 0.07 | 0.3 | v |
| I _{OS} | Output Short Circuit Current | Enabled, V _{OUT} = 0V (Note 8) | | | -15 | -60 | -100 | mA |
| I _{OZ} | Output TRI-STATE Current | Disabled, V _{OUT} = 0V or V _{CC} | | | -10 | ±1 | +10 | μΑ |
| VIH | Input High Voltage | | | EN, | 2.0 | | | v |
| V _{IL} | Input Low Voltage | | | EN* | | | 0.8 | v |
| I _I | Input Current | | | | -10 | ±1 | +10 | μA |
| V _{CL} | Input Clamp Voltage | $I_{CL} = -18 \text{ mA}$ | | | -1.5 | -0.8 | | v |
| Icc | No Load Supply Current | EN, EN* = V_{CC} or | DS90C032T | V _{CC} | | 3.5 | 10 | mA |
| | | GND, Inputs Open | DS90C032E | | | 3.5 | 11 | mA |
| | Receivers Enabled | EN, EN* = 2.4 or 0.5, Inp | uts Open | | | 3.7 | 11 | mA |
| I _{CCZ} | No Load Supply Current | $EN = GND, EN^* = V_{CC}$ | DS90C032T | | | 3.5 | 10 | mA |
| | Receivers Disabled | Inputs Open | DS90C032E | | | 3.5 | 11 | mA |

| t _{PHLD} | Parameter | Conditions | Min | Тур | Max | Units |
|--|--|---|-----|------------------|-------------------------|----------------------|
| | Differential Propagation Delay High to Low | $C_L = 5 \text{ pF}$ $V_{ID} = 200 \text{ mV}$ | 1.5 | 3.40 | 5.0 | ns |
| t _{PLHD} | Differential Propagation Delay Low to High | (<i>Figures 1</i> and <i>2</i>) | 1.5 | 3.48 | 5.0 | ns |
| t _{SKD} | Differential Skew t _{PHLD} — t _{PLHD} | | 0 | 80 | 600 | ps |
| t _{SK1} | Channel to Channel Skew | (Note 5) | 0 | 0.6 | 1.0 | ns |
| t _{TLH} | Rise Time | (Figures 1 and 2) | | 0.5 | 2.0 | ns |
| t _{THL} | Fall Time | | | 0.5 | 2.0 | ns |
| t _{PHZ} | Disable Time High to Z | (Figures 3 and 4) | | 10 | 15 | ns |
| t _{PLZ} | Disable Time Low to Z | | | 10 | 15 | ns |
| t _{PZH} | Enable Time Z to High | | | 4 | 10 | ns |
| t _{PZL} | Enable Time Z to Low | | | 4 | 10 | ns |
| PHLD | High to Low | $V_{ID} = 200 \text{ mV}$ | 1.0 | 3.40 | 6.0 | ns |
| Symbol | Parameter Differential Propagation Delay | Conditions $C_{I} = 5 pF$ | Min | Тур | Max | Units |
| + | High to Low Differential Propagation Delay | V _{ID} = 200 mV (<i>Figures 1</i> and <i>2</i>) | | | | |
| ^t PLHD | Low to High | | 1.0 | 3.48 | 6.0 | ns |
| | Differential Skew | | 0 | 0.08 | 1.2 | ns |
| t _{SKD} | t _{PHLD} - t _{PLHD} | | | | | |
| t _{SKD} | t _{PHLD} - t _{PLHD} Channel to Channel Skew | (Note 5) | 0 | 0.6 | 1.5 | ns |
| | t _{PHLD} - t _{PLHD} Channel to Channel Skew Chip to Chip Skew | (Note 6) | 0 | | 5.0 | ns ns |
| t _{SK1} | t _{PHLD} - t _{PLHD} Channel to Channel Skew Chip to Chip Skew Rise Time | . , | 0 | 0.5 | 5.0 2.5 | |
| t _{SK1} t _{SK2} | t _{PHLD} - t _{PLHD} Channel to Channel Skew Chip to Chip Skew Rise Time Fall Time | (Note 6) (<i>Figures 1</i> and <i>2</i>) | 0 | 0.5 0.5 | 5.0 2.5 2.5 | ns |
| t _{SK1} t _{SK2} t _{TLH} | t _{PHLD} - t _{PLHD} Channel to Channel Skew Chip to Chip Skew Rise Time Fall Time Disable Time High to Z | (Note 6) | 0 | 0.5 0.5 10 | 5.0 2.5 2.5 20 | ns ns ns ns |
| tsк1 tsк2 tTLH tтнL | t _{PHLD} - t _{PLHD} Channel to Channel Skew Chip to Chip Skew Rise Time Fall Time | (Note 6) (<i>Figures 1</i> and <i>2</i>) | 0 | 0.5 0.5 | 5.0 2.5 2.5 | ns ns ns |

| Symbol | Parameter | Conditions | Min | Тур | Max | Uni |
|-------------------|---|--|-----|------|-----|-----|
| t _{PHLD} | Differential Propagation Delay High to Low | $C_L = 20 \text{ pF}$ $V_{ID} = 200 \text{ mV}$ | 1.0 | 3.40 | 8.0 | ns |
| t _{PLHD} | Differential Propagation Delay Low to High | <i>(Figures 1</i> and <i>2)</i> (Note 10) | 1.0 | 3.48 | 8.0 | ns |
| tSKD | Differential Skew t _{PHLD} — t _{PLHD} | | 0 | 0.08 | 3.0 | ns |
| t _{SK1} | Channel to Channel Skew | (Note 5) | 0 | 0.6 | 3.0 | ns |
| t _{SK2} | Chip to Chip Skew | (Note 6) | | | 7.0 | ns |
| t _{PHZ} | Disable Time High to Z | (Figures 3 and 4) | | 10 | 20 | ns |
| t _{PLZ} | Disable Time Low to Z | | | 10 | 20 | ns |
| t _{PZH} | Enable Time Z to High | | | 4 | 20 | ns |
| t _{PZL} | Enable Time Z to Low | | | 4 | 20 | ns |
| | | | | | | |
| | | | | | | |





Applications Information

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100 $\!\Omega.$ A termination resistor of 100 $\!\Omega$ should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multireceiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C032 differential line receiver is capable of detecting signals as low as 100 mV, over a \pm 1V common mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift \pm 1V around this center point. The \pm 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common mode effects of coupled noise, or a combination of the two. Both receiver input pins should honor their specified operat-

ing input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages. The receiver also supports a failsafe feature which provides a stable (known state) high output voltage for any of the following conditions:

- Open Input Pins. The DS90C032 is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or other voltages. The internal circuitry will guarantee a high, stable output state.
- 2. **Terminated Input.** If the driver is in a TRI-STATE condition, or if the driver is in a power-off condition, or if the driver is even disconnected (cable unplugged), the receiver output will again be in a high state, even with the end of cable 100Ω termination resistor across the input pins.
- Shorted Inputs. If a cable fault condition occurs that shorts the twisted pair conductors together, thus resulting in a 0V differential input voltage to the receiver, the receiver output will remain in a high state.
- The footprint of the DS90C032 is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver.

| Pin No. (SOIC) | Name | Description |
|-------------------|-------------------|--|
| 2, 6, 10, 14 | R _{IN+} | Non-inverting receiver input pin |
| 1, 7, 9, 15 | R _{IN} - | Inverting receiver input pin |
| 3, 5, 11, 13 | R _{OUT} | Receiver output pin |
| 4 | EN | Active high enable pin, OR-ed with EN* |
| 12 | EN* | Active low enable pin, OR-ed with EN |
| 16 | V _{CC} | Power supply pin, $+5V \pm 10\%$ |
| 8 | GND | Ground pin |

Ordering Information

| Operating Temperature | Package Type/ Number | Order Number |
|-----------------------------|-------------------------|---------------|
| -40°C to +85°C | SOP/M16A | DS90C032TM |
| -55°C to +125°C | LCC/E20A | DS90C032E-QML |
| DS90C032E-QML 5962-96834 | (NSID) (SMD) | |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: All typicals are given for: V_{CC} = +5.0V, T_A = $+25^{\circ}$ C.

Note 4: Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_O = 50\Omega$, t_r and $t_f (0\%-100\%) \le 1$ ns for R_{IN} and t_r and $t_f \le 6$ ns for EN or EN*. Note 5: Channel to Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with an event on the inputs.

Note 6: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.


 $\label{eq:Note 7: ESD Rating: HBM (1.5 k\Omega, 100 pF) \geq 3{,}500V$

EIAJ (0 Ω , 200 pF) \geq 250V


Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.


Note 9: CL includes probe and jig capacitance.


Note 10: For DS90C032E propagation delay measurements are from 0V on the input waveform to the 50% point on the output (R_{OUT}).



8







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor_relations/pr_09_23_2011_national_semiconductor.html

This file is the datasheet for the following electronic components:

DS90C032 - http://www.ti.com/product/ds90c032?HQS=TI-null-null-dscatalog-df-pf-null-wwe